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Abstract
This position paper advocates a communications-
inspired approach to the design of machine learn-
ing systems on energy-constrained embedded
‘always-on’ platforms. The communications-
inspired approach has two versions - 1) a de-
terministic version where existing low-power
communication IC design methods are repur-
posed, and 2) a stochastic version referred
to as Shannon-inspired statistical information
processing employing information-based met-
rics, statistical error compensation (SEC), and
retraining-based methods to implement ML sys-
tems on stochastic circuit/device fabrics oper-
ating at the limits of energy-efficiency. The
communications-inspired approach has the po-
tential to fully leverage the opportunities af-
forded by ML algorithms and applications in or-
der to address the challenges inherent in their de-
ployment on energy-constrained platforms.
1. Introduction
Machine learning (ML)-based systems are transforming the
way we live and interact with the world around us. In
many tasks, such as those in computer vision, machines
have begun to exceed human performance (Silver et al.,
2016). However, machines have much catching up to do
when energy costs are accounted for. While it is diffi-
cult to accurately estimate the energy cost of the AlphaGo
system developed by Google DeepMind when it beat the
human champion recently in the ancient game of Go, one
can safely assume that the machine consumed about four-
orders-of-magnitude higher power (1202 CPUs and 176
GPUs (Silver et al., 2016)) as compared to the nominally
quoted power of 20W for the human brain. If ML sys-
tems need to become pervasive in our lives then it is imper-
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ative that this energy cost be significantly reduced. The
availability of such low-energy realizations of ML sys-
tems will enable its deployment on embedded platforms
such as biomedical devices, wearables, autonomous ve-
hicles, IoT and many others. Not surprisingly, a number
of integrated circuit (IC) implementations of ML kernels
and algorithms have appeared recently (Chen et al., 2016;
Kaul et al., 2016; Park et al., 2016) that have set energy-
efficiency records. However, much work still remains to
be done as the energy gap between these realizations and
that achieved by the human brain remains huge. In par-
ticular, the search for minimum energy realizations of ML
systems needs to be done systematically. The low-energy
ML design space is complex as it encompasses deeply in-
tertwined issues at the algorithmic, architectural, circuit
and the device level. The mainstream approach today is
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Figure 1. Viewing a communication eceiver as an inference sys-
tem: (a) the communication link, and (b) a ML system.
to treat the problem of energy-efficient ML implementa-
tion as yet another problem in energy-efficient computing.
We believe that there are substantial gains to be made if
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one were to repurpose the vast body of knowledge accu-
mulated over two and a half decades by the designers of
low-power communication and signal processing systems
and ICs (A.P. Chandrakasan & Brodersen, 1992; Shanbhag,
1998; Parhi, 1999). This position paper makes the case for
employing a communications-inspired approach in order to
explore the design of energy-efficient ML in nanoscale sil-
icon CMOS and emerging beyond CMOS device fabrics.
The communications-inspired approach in based on draw-
ing parallels between a communication receiver and an in-
ference kernel as shown in Fig. 1. A communication re-
ceiver infers the transmitted symbols Y from the received
signal X , much as a ML system infers the class label Y
from the observed data X . In both systems, the process
of inference needs to be accomplished in the presence of
random noise and incomplete data. Both systems need an
element of learning/training to be present in order to incor-
porate time-varying/unknown data statistics/model into the
decision making process. Communication receivers com-
monly employ statistical estimation procedures to learn the
channel parameters, which are then employed for data re-
covery. Furthermore, the stochastic gradient descent (SGD)
(Mathews & Xie, 1993; Keuper & Pfreundt, 2015) is com-
monly employed in both systems due to its ease of imple-
mentation and robustness. There is one key difference be-
tween the two systems though. In communication systems,
the data X’s statistics can be engineered via proper cod-
ing and modulation in the transmitter. This allows such
receiver to operate with well-structured signal, channel and
noise models, which lowers its complexity and energy con-
sumption, while enhancing its accuracy. This flexibility
may not be present in general ML scenarios. Nevertheless,
the similarities between the two are substantial enough to
warrant a closer look at low-power communication receiver
design techniques and see which ones might be repurposed
for ML systems.
In the discussion above, one assumes a deterministic circuit
fabric. Recent IC implementations (Chen et al., 2016; Kaul
et al., 2016; Park et al., 2016) do in fact fit this model. How-
ever, this assumption can be relaxed in case of ML systems
due to their inherent ability to operate in the presence of
incomplete or noisy data. This ability can be leveraged to
address the statistical behavior of circuit/device fabrics that
arises when these operate at the limits of energy efficiency.
Such ultimate low-energy fabrics is referred to as stochas-
tic fabrics or low-SNR circuit fabrics. Indeed, statistical
behavior in such fabrics can arise when:
• operating at very low voltages (Dreslinski et al., 2010)
or low area (Roy et al., 2013), both of which result in
computational errors, and/or
• designing systems with emerging devices (Roy et al.,
2013; Wei et al., 2013) which tend to be intrinsically
statistical in nature due to nanoscale imperfections
such as variations and defects, and/or
• embedding computation into memory (in-memory
computing (Kang et al., 2014)) and sensing (in-sensor
computing (Hu et al., 2012)) substrates in order to
drastically reduce/eliminate data movement.
We refer to such ultimate low-energy fabrics as stochas-
tic fabrics. The statistical behavior of stochastic fabrics
needs to be compensated for much as a communication re-
ceiver compensates for the statistical behavior of the chan-
nel. The communications-inspired view opens up the pos-
sibility of taking the connections between ML and com-
munications to another level by treating the circuit fabric
itself as a noisy channel on which to extract information
from data. We refer to this second approach as Shannon-
inspired statistical information processing (Shanbhag et al.,
2010). Statistical information processing involves the use
of information-based metrics, statistical error compensa-
tion (SEC) (Hegde & Shanbhag, 2001), and retraining ap-
proaches such as data-driven hardware resiliency (DDHR)
(Wang et al., 2015) to enhance robustness. One intellectu-
ally satisfying aspect of statistical information processing
is the potential for developing a comprehensive foundation
for reliable information processing on stochastic fabrics
much as Claude Shannon (Shannon, 1948) established one
for reliable communications over a noisy channel. Such
a foundation needs to provide fundamental bounds on the
information processing capacity, energy-efficiency, robust-
ness, as well as practical design techniques, e.g., SEC and
DDHR, to approach these bounds.
This paper advocates a communications-inspired approach
to the design of energy-efficient ML systems on both de-
terministic and stochastic fabrics. Doing so will bring to-
gether methodologies such as low-power signal process-
ing algorithms and architectures (Parhi, 1999), algorithm
transforms (Shanbhag, 1998), low-power integrated cir-
cuit (IC) design (A.P. Chandrakasan & Brodersen, 1992),
information-based design metrics, statistical error com-
pensation (SEC) and others to systematically explore the
design space in order to determine minimum energy real-
izations.
2. Machine Learning on Deterministic
Fabrics
The design of communication receiver ICs begins with
algorithm design employing statistical signal processing
techniques such as estimation and detection to meet a
specific system design metric such as the bit-error rate
(BER) pe = P{Y 6= Yˆ } (see Fig. 1). The use of an
information-based metric (BER) and its intrinsically sta-
tistical nature makes it possible to reduce algorithmic com-
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plexity right from the start. Redundant algorithmic oper-
ations are eliminated or substituted with approximate ones
so as to leave the BER unaltered. Machine learning systems
employ an accuracy metric pdet the probability of detec-
tion, and therefore can benefit from such approximations.
Indeed, “approximate computing” (Venkataramani et al.,
2015) strives to build a methodology to systematize and
repurpose these concepts which are well-known and well-
practiced for decades by communication IC designers. The
result of this step is a floating-point algorithm meeting the
system requirements on BER and other metrics.
Next, fixed-point analysis is employed to minimize the pre-
cision of computation and storage. Indeed, minimizing pre-
cision (Gupta et al., 2015) is an effective approach to re-
duce energy. The goal of this step is to minimize the BER
difference between the floating-point and a fixed-point al-
gorithm. Precisions is typically obtained via trial-and-error.
Insights on what algorithmic aspects determine the preci-
sion tend to be lost in this process. However, for communi-
cations and ML algorithms, it is possible to obtain analyt-
ical bounds on precision. For example, the bounds on the
precision BWUD of the weight-update unit of the popular
least mean-squared (LMS) algorithm (Goel & Shanbhag,
1998) is given by:
BWUD ≥ 1
2
log2
(
1
µ2σ2yσ
2
x
)
+
SNRfl(dB)
6
(1a)
where µ is the step-size, σ2x and σ
2
y are variances of the in-
put X and desired signal Y , respectively, and SNRfl(dB)
is the SNR of the floating point algorithm in dBs. Minimum
precision requirements are thus obtained without resorting
to expensive simulations. In a similar fashion, it is possi-
ble to obtain bounds for other SGD-based on-line learning
algorithms.
The fixed-point algorithm can be described using a data
flow-graph (DFG) or a control and data flow graph
(CDFG). An almost infinite variety of architectures can be
systematically obtained from a DFG using algorithm trans-
forms (Parhi, 1999) such as unfolding, folding, pipelining,
systolization, among others. ML algorithms tend to have a
regular DFG (see Fig. 2). This opens up the possibility of
realizing systolic architectures (Kung, 1982) for many ML
algorithms. Some work already exists (Jones et al., 1994;
Kung & Hwang, 1989). Systolic architectures are regular,
have local interconnections, and can be designed to min-
imize data movement. The process of mapping a regular
DFG to a systolic architectures involves the selection of a
processor vector p, the iteration vector d and the sched-
ule vector s, satifying the constraints pTd = 0, sTd 6= 0,
and implying that the DFG node v is mapped to processor
pTv in the cycle sTv. Indeed, one can derive the recently
proposed architectures (Chen et al., 2016; Murmann et al.,
2015) by formulating the DFG of a convolutional neural
Copyright 2015, Naresh Shanbhag
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Figure 2. Systolization: (a) a regular DFG mapped to a systolic ar-
chitecture via specific choices of vectors p = [1 0]T , d = [0 1]T
and s = [1 0]T , whereD is a 1-sample delay element, and (b) the
DFG of the C-layer of a CNN with each node being a dot-product
computation.
network (CNN) (LeCun et al., 1998) (see Fig. 2(b)), and
assigning appropriate values to p, d, and s, along with the
folding transform. These design methodologies for com-
munication ICs can be repurposed for the design of energy-
efficient ML systems in silicon.
3. Machine Learning on Stochastic Fabrics
The communications-inspired approach presents a unique
opportunity when implementing ML on deeply scaled
nanofabrics that operate at the limits of energy efficiency
where a transition into non-determinism occurs. For ex-
ample, near/subthreshold voltage (Dreslinski et al., 2010)
operation in CMOS results approximately 10× reduction
in energy but at the expense of up to 20× increase in de-
lay variations. This variability eventually translates into
observable errors in computation, storage, and commu-
nications. We refer to such circuit and device substrate
as stochastic fabrics, and the errors themselves as fabric
noise. ML algorithms’ intrinsic robustness to data noise
enables it to absorb the impact of fabric noise. This fea-
ture, referred to popularly as ‘error-tolerance’, can be ex-
ploited to some extent by approaches such as approximate
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computing (Venkataramani et al., 2015) as well. However,
it is possible to reduce the energy consumption even further
by operating the circuit fabric at a point where the intrin-
sic error-tolerance of the algorithm is exceeded. At this
point, corrective measures, i.e., error compensation meth-
ods, need to be incorporated. Conventional fault-tolerance
techniques such as N -modular redundancy are ineffective
as these have a high energy-cost, and do not account for the
unique attributes of ML algorithms. A Shannon-inspired
approach to error compensation turns out to be most effec-
tive.
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Figure 3. Shannon-inspired statistical error compensation (SEC):
(a) a general framework, and (b) algorithmic noise-tolerance
(ANT).
In the past, we have proposed the notion of treating the
stochastic circuit fabric as a noisy communication channel
(Shanbhag, 1996) and develop Shannon-inspired statistical
error compensation (SEC) techniques (see Fig. 3(a))(Hegde
& Shanbhag, 2001; Shim et al., 2004; Varatkar et al., 2010)
to compensate for the resulting errors at the algorithmic and
architectural levels. Prototype ICs (see Fig. 4) demonstrat-
ing these ideas have been implemented. These demonstrate
that computational error rates, defined as the probability
of an incorrect output, of 60% (Abdallah & Shanbhag,
2013) and in specific cases (see Fig. 4(b)), up to 80% (Kim
et al., 2015) can be compensated for by applying techniques
based on statistical estimation and detection. SEC tech-
niques have shown to result in energy savings ranging from
3×-to-6× over designs that work on deterministic fabrics.
The ability to compensate for such high computational er-
ror rates motivates the idea of in-situ data analytics, where
computation is deeply embedded into the same substrate
where data is stored or being acquired, e.g., in-memory
5.8X energy reduction
Pdet > 90% with 
error rates < 86%
256‐tap PN code
acquisition filter in
180nm CMOS
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Figure 4. Statistical error compensation (SEC) based IC proto-
types: (a) 256-tap PN code acquisition in 180 nm CMOS, and
(b) ECG processor in 45 nm CMOS.
(Kang et al., 2014) and in-sensor computing (Hu et al.,
2012). Such subtrates are not particularly well-suited for
deterministic von Neumann style computing but fits the
Shannon-inspired style. Thus, SEC leverages Shannon the-
ory to develop techniques to compensate for errors that can-
not be absorbed by the intrinsic error-tolerance of the algo-
rithm. This key aspect distinguishes it from techniques that
seek to work within the error-tolerance envelope of the al-
gorithm. SEC techniques can be made adaptive in order to
track variations in the data and error statistics. ML-based
SEC techniques can also be developed.
Another approach is DDHR (Wang et al., 2015) that em-
ploys retraining to obtain parameters of the algorithm to
compensate for both data and fabric noise. Both SEC and
DDHR leverage the statistical nature of system and appli-
cation metrics, and may even be combined in a synergistic
fashion.
4. Summary
ML systems have unique properties that it shares with com-
munication systems. There is much to be gained by ex-
ploiting the connections between the two when exploring
energy efficient on-device implementations of ML systems.
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